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Abstract — We report the capability to simulate in a quantum mechanical tight-binding (TB) atomistic fashion NW 
devices featuring several hundred to millions of atoms and diameter up to 18 nm. Such simulations go far beyond what is 
typically affordable with today’s supercomputers using a traditional real space (RS) TB Hamiltonian technique. We 
have employed an innovative TB mode space (MS) technique instead and demonstrate large speedup (up to 10,000×) 
while keeping good accuracy (error < 1%) compared to the RS NEGF method. Such technique and capability open new 
avenues to explore and understand the physics of nanoscale and mesoscopic devices dominated by quantum effects. 
In particular, our method addresses in an unprecedented way the technological relevant case of band-to-band 
tunneling (BTBT) in III-V nanowire MOSFETs and broken gap heterojunction tunnel-FETs (TFETs). We demonstrate 
an accurate match of simulated BTBT currents to experimental measurements in a [111] InAs NW having a 12 nm 
diameter and a 300 nm long channel. We apply the predictivity of our TB MS simulations and report an in-depth 
atomistic study of the scaling potential of III-V GAA nanowire heterojunction n and pTFETs quantifying the benefits of 
this technology for low-power, low-voltage CMOS application. At VDD = 0.3 V and IOFF = 50 pA/m, the on-current (Ion) 
and energy-delay product (ETP) gain over a Si NW GAA MOSFET are 58× and 56× respectively. 
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Decades of technological progress in micro and nano 
fabrication techniques have enabled the fabrication of solid-
state devices with ever smaller dimensions. This scaling has 
been dictated by Moore’s law,1 which has been the main 
driving force for the CMOS industry for over 4 decades and 
has enabled rich scientific breakthrough and large societal 
benefits. Typical device dimensions, today, range from a few 
nm to tens of nm, making the pursuing of the dimension 
scaling increasingly difficult.
2
 As a consequence, the 
semiconductor devices are evolving from planar MOS 
structure to 3D multigated transistors such as FinFETs or 
nanowires (NW).
 2,3,4
 New channel materials, such as Ge,
4
 III-
V
5
 or 2D materials
6
 as well as new computing and device 
concepts are being sought after.
2
 Amongst other power 
consumption and heat dissipation has become a key concern 
in modern CMOS technologies due to the ever increasing 
number of transistors per unit area and new energy efficient 
switches are sought after as replacement to the MOSFET 
concept.
7,8
 
 
In a MOSFET the lower limit for the subthreshold slope, 
or the inverse slope of the drain current – gate voltage 
characteristic ID(VG)  of a transistor, is ln(10)×kT/q, i.e. at 
least 59.6 mV of gate voltage variation is required to change 
the current by a decade at 300K, sets a practical limit to 
reductions of supply voltage and power consumption of a 
circuit.
7,8
 Achieving steeper subthreshold slope transistors has 
become a key concern for further CMOS downscaling and 
different concepts to overcome this limitation have been 
proposed. This includes devices using a multiphysic effect or 
feedback mechanism triggered by VG such as 
electromechanical motion in the Suspended-Gate (SG)-
MOSFET
9
 or replacing the standard gate insulator with a 
ferroelectric insulator of the right thickness in the ferroelectric 
FET.
10,11
 Other concepts attempt to use impact ionization,
12
 or 
energy filtering with tunnel barriers and resonant tunneling in 
the RTFET,
13
 by means of a superlattice to create minibands 
in the Superlattice FET,
14
 or by using band-to-band tunneling 
through gate modulation of reverse-biased PN junctions, in a 
Tunnel-FET (TFET).
15,8
 The TFET is probably the most 
mature steep slope device technology today.
8
 In particular, III-
V gate-all-around (GAA) nanowire (NW) heterojunction 
TFETs (HTFET) can potentially replace conventional Si 
MOSFETs as a low power (LP) sub-10 nm technology 
option.
16,17,18
 Despite the progress in the field,
16
 no 
experimental verification of sub-10 nm diameter (d) GAA NW 
III-V HTFET performance has been reported. 
In front of the large panel of possible technological 
options, predictive simulations that could accurately assess the 
performance and viability of these technology options at 
scaled dimension are highly desirable. Semi-classical transport 
models,
19
 on which traditional simulation approaches are 
based, allow for fast computation. They however rely on 
macroscopic parameters (such as mobility) that require 
calibration and do not naturally include quantum effects which 
are strongly present in today’s nanoscale solid-state devices. 
In order to explore the properties of nanoscale devices, or 
layers of innovative materials and their interface with 
semiconductors, one needs device-level models and 
simulation tools that can directly infer device properties from 
their atomic structure. Among the adequate microscopic 
device simulation techniques, the NEGF (Non-Equilibrium 
Green’s Function) method has gained popularity and shown a 
real possibility to capture the essential physics at these 
scales.
20,21,22
 In the NEGF approach, the input microscopic 
parameters are introduced via the Hamiltonian (H). In 
particular, full-band atomistic tight binding (TB) Hamiltonians 
only require well tested and transferable orbital bases for the 
atoms
23,24,25 
as input and can be considered as the golden 
reference.  
The computational cost of these atomistic simulations is 
however heavy requiring massive parallel computational 
resources and typically limited to devices of very small 
dimensions. Specifically, in devices where the cross-sectional 
dimensions are too small to be supposed infinite so that Bloch 
periodic condition simplification cannot be used, as it is 
typically the case for nanowires, nanotubes, or nanoribbons, 
the full (3D) device atomistic structure need to be simulated, 
leading to a simulation time and memory requirements that 
increase exponentially with the cross-section dimensions (Fig. 
1). In particular, for simulating band-to-band tunneling 
(BTBT) in III-V NW TFETs with technology relevant 
dimensions, i.e. d in the 4 - 10 nm range, a larger atomic basis 
including spin orbit coupling (SO), such as sp
3
s
*
SO (10 
orbitals/atom) is needed to ensure correct band gap and 
valence band (VB) curvatures in III-V materials
26,27
 (Fig. 2b). 
Simulation time increases with a power-3 law with respect to 
atomic basis size and a power-6 law with NW diameter. As a 
result, small diameter NW (d ~ 2 nm)
28
 and/or a less accurate 
smaller non-SO III-V basis including sp
3
s
*
 (5 orbitals/atom),
26
 
ss
* 
(2 orbitals/atom)
17
 or pz carbon (1 orbital/atom)
29
 have been 
used to predict performances of III-V NW devices. BTBT 
current is however extremely sensitive to band gap and band 
edge dispersion characteristics (Fig. 2b). 
We report here the capability to simulate in a quantum 
mechanical tight-binding (TB) atomistic fashion NW devices 
featuring several hundred to millions of atoms and diameter 
up to 18 nm (Fig. 1). Such simulations go far beyond what is 
typically affordable with today’s supercomputers using a 
traditional real space (RS) TB Hamiltonian technique. We 
have employed an innovative TB mode space (MS) technique 
instead and demonstrate large speedup (up to 10,000×) while 
keeping good accuracy (error < 1%) compared to the RS 
NEGF method (Fig. 2). Such technique and capability open 
new avenues to explore and understand the physics of 
nanoscale and mesoscopic devices dominated by quantum 
effects.  
Using an incomplete basis, the MS approach has been 
widely used to significantly speed up effective mass (EM) 
NEGF simulations while keeping accuracy in a reduced 
energy window.
30-35
 A direct transcription of the MS technique 
to TB models typically fails as the mode space band model is 
plagued with unphysical modes (UM) (Fig. 3 and Fig. 1 in 
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SI).
24,36
 A solution to this problem was proposed and its 
applicability to a few Si
24
 and III-V homo- and heterojunction 
NW device cases
36,18
 demonstrated. For each different NW 
cross-section slab (e.g. different material, diameter, channel 
orientation) a basis has to be derived, cleaned (Fig. 4, and Fig.  
2 and 3 in SI) and stored in a database prior to the simulation. 
Such cleaning procedure is not straightforward and typically 
unsuccessful without a thorough understanding and control 
over the entire procedure. For this study, about 50 different 
bases were derived and speedup factors of up to 10,000× were 
achieved, which are by far the largest ever reported, 
demonstrating the wide applicability and benefits of the 
technique. In the 1
st
 part of the result section, we will detail the 
critical steps needed to ensure an accurate and compact basis. 
We will also benchmark the TBMS technique in terms of 
speed, memory and accuracy against the RS NEGF method 
for III-V MOSFET and HTFET with diameter ranging from 4 
to 18 nm. The latter being by far the largest NW atomistically 
simulated reported in the literature to the best of our 
knowledge. Comparison to experimental III-V nanowire 
MOSFET with a good match between measured and modeled 
BTBT current will also be shown. 
In the second part of the result section, we apply the 
technique to investigate the physics and performances of III-V 
heterojunction broken gap TFETs. Our method was 
implemented in the NEMO5 atomistic simulation tool.
25
 It
 
addresses in an unprecedented way the technological relevant 
case of band-to-band tunneling (BTBT), allowing for a wide 
range and number of TB atomistic NEGF simulations of III-V 
NW featuring several 100,000 to millions of atoms. We report 
here the first in-depth atomistic optimization study of III-V 
GAA NW HTFET from a scaling perspective with d in the 4 - 
10 nm range, L in the 10 to 25 nm range and crystal 
orientation dependence. Impact of material choice and 
architecture is also considered by adding an InGaAs 
heterojunction. Our study highlights and quantifies the 
potential benefit of such technology. In particular an 
optimized L = 20 nm [111] oriented NW GAA TFET design 
features ION and energy delay product (ETP) performance gain 
over a Si NW MOSFET of 58× and 56× respectively.   
 
RESULTS: 
A. Tight-Binding Mode Space Model 
The general principle of a low rank approximation NEGF 
method such as MS is to switch from a full representation 
space of size N, e.g. a real space Hamiltonian representation, 
to a space where a smaller but accurate subspace of size n<<N 
can be found to solve a given problem, that is a representation 
space where one can distinguish between useful and non-
useful information. As an example in RS the entries of the 
atomistic tight binding H matrix represent atoms and their 
atomic orbitals and N is related to the number of atoms × the 
number of atomic orbitals per atom. All the atoms are needed 
to represent a given device physics and reducing the number 
of orbitals results in reducing the physical accuracy of the 
model (Fig. 2b). By switching to the eigenmodes 
representation space in the mode space method however, one 
can choose a subset of modes Ψi (n<<N) whose eigenvalues 
are closes to the band edges of the nanowire slab of interest 
and neglect higher energy modes in the Hamiltonian. Such a 
reduced model is both efficient and accurate (in a reduced 
energy window of interest), as further away energy modes do 
not participate to the electronic transport. The energy window 
of interest depends on the problem to solve. It can be 
described without loss of generality by EL and EH, the lower 
and higher energy bound on which the model is to be accurate. 
To switch from the original real space of size N to the 
reduced mode space of size n, a unitary transformation basis 
composed of the n chosen orthonormal basis eigenvectors { Ψi 
} in the N-dimensional basis need to be constructed. Choosing 
n representative basis vectors Ψi, a direct application of the 
MS technique to TB models usually fails. When constructing 
the MS transformed model, the mode space observables are 
plagued with unphysical modes (UM), even if the chosen basis 
reproduces well the physical modes of interest. This appears 
clearly in the band structure of such a MS model (Fig. 3 and 
Fig. 1 of SI). Using an optimization procedure, it is possible to 
enlarge the MS basis by adding new basis vectors specially 
“tailored” to remove the unphysical branches in the MS 
model.
24
 
The complexity of cleaning a basis increases with the 
number of unphysical mode to eliminate. The latter typically 
increases with the number of desired physical subband modes, 
especially when these subbands are close in energy from each 
other. This is typically the case in the valence band (VB) of 
group III-V nanowire band structure for instance (Fig. 3 and 
Fig. 1 of SI). As a consequence at small diameters only a few 
unphysical modes are present after the initial sampling and 
these can be cleaned within a few optimization steps, while for 
larger diameters hundreds of unphysical modes and 
optimization steps will be required (Fig. 3 and 4). At same 
diameter a basis that includes only conduction subbands 
modes features much less UM than a basis including VB 
modes, while a basis that can reproduce both VB and 
conduction band (CB) modes will have the most. For the same 
reason the complexity and the number of UM to clean 
increases when increasing the number of orbitals per atom of 
the TB model (see Fig. 3). 
In order to model band to band tunneling, it is however 
desired to derive bases that accurately reproduce CB and VB 
states and include a large number of orbitals per atom. As a 
result, in the bases we consider here, the number of unphysical 
modes to eliminate is very high (typically several hundreds) 
compared to the Si case reported in
24
 which has only a few 
UM. Nevertheless, we demonstrate here the possibility to 
clean III-V MS basis from the UM (Fig. 4, and SI Fig. 2, 3 and 
4) and achieve a significant speed up ratio (Fig. 1 and 2). In 
order to clean the basis, we shall use the functional 
minimization procedure proposed by Mil’nikov and 
coworkers
24
. We reproduce the main equations in the methods 
section for sake of completeness. We found that using this 
functional method typically fails, but using a few and simple 
to implement prescriptions.  We will now revisit the 
optimization method, highlighting the critical steps to obtain 
accurate and efficient bases. 
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1) Initial sampling: 
The first step that consists in creating an initial MS basis 
by sampling the NW unit structure or slab eigenmodes at 
selected energy E - wave vector k points is a crucial step upon 
which relies the successful derivation of an optimized basis. It 
will strongly determine the size and accuracy of the final 
basis. It is important to sample the physically relevant modes 
for the problem to be simulated, that is to determine the 
energy window that is needed for the simulation. Any modes 
out of the energy window of interest should not be sampled as 
they will typically increase the size of the final basis and 
increase the number of UM, hence the number of optimization 
steps and the complexity needed to clean the basis.  
Successful initial samplings are illustrated in Fig. 3 and SI 
Fig. 1 for various InAs and GaSb NW slabs in a sp
3
s
*
 basis 
including Spin Orbit coupling. Concerning the density of 
wave vector points to be sampled, we typically choose a dense 
k mesh for the modes of interest as depicted and eliminate any 
possible linear combination (eigenvectors with small i 
values, see eq. (2) in the method section). We also note that it 
turns out to be important to sample the full Brillouin zone 
(BZ) and not just half of it despite the symmetry. This to avoid 
accuracy loss in the non-sampled half of the model, as 
showing up in the BS of the final optimized half BZ-sampled 
MS model (SI Fig. 5). In practice we typically alternate k 
sampled values between each half BZ to get a more accurate 
result over the full BZ. 
2) Basis Optimization : 
The initial MS basis is not usable, as the MS transformed 
model is plagued with UM. A possible solution is to enlarge 
the MS basis by adding new basis vectors  specially 
optimized to remove the unphysical branches in the MS 
model.
24
 In practice, we add 1 basis vector at a time and only 
one or a few UM will be removed at each step. The technique 
need to be iterated up to total cleaning of the energy window 
of interest.  
The new basisvectors are chosen by minimizing a 
functional F (eq. (5) of the method section).F measures the 
changes in the unphysical part of the band structure at nq 
chosen wave numbers qi brought about by the addition of 1 
particular basis vector . Selecting the optimization points is 
probably the most crucial point of the optimization procedure. 
In case with few UM, it has been shown that using a few qi, 
e.g. nq=3 and qi=0, /2,  works.
24
 In more complex cases, 
like the ones relevant for this study, however, 20 or more qi 
optimization points on the full BZ (e.g. from -/ to see SI 
Fig. 6) are required and not properly selecting these points is 
the main reason for cleaning failure. As also shown on SI Fig. 
6a, optimizing only on half the BZ (e.g. for positive k modes) 
leads to residual UMs in the other half. Such a basis will 
provides correct transport properties for positive k values only. 
Unless stated otherwise, all the bases derived here were 
sampled and optimized on the full BZ. Only then can we 
ensure full symmetry and accuracy for positive and negative k 
values.  
It is important to remind that the optimizer only “sees” (and 
removes) the UM located in the energy windows at the 
selected qi points. When adding a new mode to the basis, new 
UM can also be generated. Again the optimizer weights that 
impact at the qi points only. As a consequence, if one does not 
use enough qi points it is typical to see the optimizer moving 
one or a few “badly behaved” modes in between its 
optimization points, where they will never be removed. We 
found therefore that using a dense qi mesh (~ 20 regularly 
spaced points on the full BZ) in a first phase is best to remove 
most of the modes. It typically leads to the most compact 
bases, i.e. needing the fewer number of additional basis 
vectors, for a given choice of initial sampling. A second phase 
is often needed, especially for the largest bases. After the 1
st
 
phase (that typically last several tens to hundred of 
optimization steps) a few unphysical modes may remain. 
These UM typically feature a very narrow extend in k-space 
and dwell between the qi points so that the optimisation 
procedure is practically blind to them. By adjusting the qi 
mesh to increase the visibility of these modes, however, these 
UM will be swiftly removed. 
Finally, we note that it is always possible to achieve a 
larger energy range from a previously optimized basis by 
performing an new initial sampling (e.g. adding new basis 
vectors at higher energy) to the previously optimized basis and 
perform a new optimization.  However this is hardly necessary 
and we found that by properly choosing our initial sampling 
and optimization points, we can clean even very large bases 
with a single initial sampling.   
3) MS NEGF Performance and Accuracy Benchmark: 
We now assess the performance and accuracy of the MS 
method in the case of InAs NW MOS transistors and for 
InAs/GaSb Heterojunction TFETs in the ballistic case. We 
note that in case of electron-phonon scattering the overall 
simulation time increases both in RS and MS due to the fact 
that additional self-consistent Born iterations are needed to 
compute the scattering self-energies.
33,34
 Efficient Form Factor 
methods have been developed for MS and benefits of the 
method in terms of speed up and memory reduction are 
therefore expected to be similar.
 34
  
a) Accuracy 
Using the procedure described in the previous sections, 
MS bases for InAs and GaSb NW slabs with a square cross-
section of size d ranging from 4 to 18 nm were optimized from 
an initial sp
3
s
*
 SO TB basis and slab Hamiltonian sizes in the 
MS were a few % from their original size. Fig. 4 and SI Fig., 
2, 3 and 4 compare the bandstructure of the optimized MS 
models to those of the original models for a few representative 
cases, showing a clean bandstructure in an energy range from 
a few 100 meV below the top of the VB and the bottom of the 
CB. 
In order to fully validate and assess the accuracy of the 
mode space models, we simulate and compare ID(VG) 
characteristics of [100] d = 5.5 nm 15 nm long InAs MOSFET 
(Fig. 5a) and InAs-GaSb PNIN n-TFET (Fig. 2b) computed 
from the original (RS) TB model and from optimized InAs 
and GaSb MS bases (whose bandstructures are shown on Fig. 
4c and SI Fig. 4a respectively). I-V curves obtained from the 
MS NEGF models match well (the accuracy is better than 1%) 
those obtained in the full model. Using the MS models, speed 
up factors larger than 150 were achieved, when compared to 
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the initial TB models, for both the MOSFET and TFET cases 
(Fig. 5a and 2b). For the TFET case, the ID(VG) from a RS 
model neglecting SO is also shown. Neglecting the SO 
coupling allows to reduce the RS Hamiltonian size by a factor 
2, hence achieve a speed up factor of 8× compared to the RS 
SO model. It however removes an important part of the 
physics and the band structure is altered. In that case, an error 
larger than 50% is observed in the ID(VG) characteristics (Fig. 
2b). It is possible to alter the sp3s* atomic parameters to 
compensate for the loss of physical accuracy and better fit the 
bandstructure of the SO model for a given diameter of interest 
(d = 5.5 nm in our case), hence improve the accuracy of ID(VG) 
characteristics. Such parameter set is however not transferable 
to another diameter, while the speed up factor is comparably 
small compared to the MS speed up.  
We also compared [111] d = 12 nm InAs NW nMOSFET 
experimental
37
 vs. simulated MS ballistic data on Fig. 5b. A 
cross-section TEM image of a fabricated NW can be seen on 
Fig. 5c. More details about the fabricated NW including the 
fabrication process, process flow, SEM and TEM image can 
be found in the method section and on SI Fig. 7. Good 
agreement of the BTBT current and the subthreshold 
characteristics is observed assuming a diameter of d = 12nm at 
a drain Voltage VD = 0.5V. We also observed as expected both 
in the simulation and the measurement the suppression of the 
BTBT current at VD = 0.3V. This is easily explained by the 
fact that at a drain voltage bias below the bandgap of the NW 
in eV (which is about 0.45 eV for the d = 12 nm NW), the 
tunneling path between channel VB to drain CB is closed.  
The higher simulated current compared to the measured one in 
the on-state is easily explained by the ballistic hypothesis used 
in the simulation. From the comparison between simulation 
and experiments, we also extract a typical ballistic ratio of r = 
75% for the 300 nm long InAs device. 
b) Performance: 
In the NEGF method, the simulation time is typically 
dominated by the inversion operations required to calculate 
the Green’s functions G20-22. The operation scales like Ntot
3
, 
the cube of the Hamiltonian matrix size. Ntot is in fact the total 
number of atoms in the device × the number of orbitals/atoms.  
Typically however, physical systems feature a limited 
interaction range and the system matrices are sparse. This 
sparcity is exploited in the recursive Green’s function (RGF) 
algorithm
38,39 
to considerably speed up the operation. In that 
case the scaling is typically cubic to the number of atoms in 
the cross-section, while rather linear in the number of atoms 
along the length direction. More details can be found in the 
method section (NEGF method and speed up consideration), 
including sparcity consideration and a derivation of the 
theoretical maximum speed up, smax (eq. (9)). 
Fig. 1b, 1c and 2a show the typical simulation time /IV, peak 
memory usage/ core and speed up achieved on a 400 core 
cluster for III-V InAs MOSFET and InAs/GaSb TFETs 
devices with a diameter d ranging between 4 to 18 nm and a 
total length LT = 100 nm. The MS benefit strongly increases 
with d as r typically improves. The number of atoms increases 
as d
2
, leading to a simulation time tRS increasing as d
6
, while 
the memory required increases as d
4
. The number of modes 
needed to accurately simulate a NW on the other hand 
increases slowly with d so that r improves.  
Using the MS models, reduction ratio ranging from 8% (at 
d= 4 nm) down to 1% (at d = 18 nm) were observed and speed 
up factors s ranging from 40 to 10,000, as well as memory 
reduction ranging from 4 to 100×, were achieved, when 
compared to the initial TB models, for both the MOSFET and 
TFET cases, using a cluster having 400 cores (Fig. 2a). This 
allows us to simulate NW with a diameter significantly larger 
than 10 nm and featuring several 100,000 and up to 1,000,000 
of atoms with an atomistic 10 orbital/atom model, while this 
to the best of our knowledge it has never been reported before 
even on the world largest supercomputers.  
Finally, we note that observed s in our implementation are 
typically in the range of 40 to 60% of smax as some operations 
do not scale the same way as the Green’s function inversion. 
In addition, in MS, there is typically an overhead linked to the 
down conversion from RS to MS of the device Hamiltonian 
including the latest electrostatic potential and the up 
conversion of the density to feed back the density to Poisson’s 
equation for each NEGF – Poisson self-consistent loop. 
 
B. TB MS NEGF simulation of III-V Broken Gap NW TFETs 
We next apply our innovative TBMS NEGF technique to 
assess the physics and performance of III-V NW GAA broken 
gap HTFET. Fig. 6 shows the evolution of on-current (ION) vs. 
gate length (L) for optimized InAs/GaSb heterojunction n- and 
pTFETs and Si n MOSFETs when scaling L from 25 to 10 
nm. We focused here on fundamental performance and ideal 
devices were simulated. For the TFETs, we used ballistic 
simulations which have been shown to be a good 
approximation
17
. Scattering of electrons with acoustic and 
optical phonons was considered within the Self-Consistent 
Born approximation for the nMOSFETs using our in-house 
NEGF simulator NANOcore
34
. For each L a full optimization, 
including diameter, channel orientation, doping, and drain 
underlap length dependency, was performed. Doping pockets 
were used to boost the performance of the TFETs.
40,41
 More 
details on the device structure and impact of pockets can be 
found in the SI (text and Fig. 8, 9 and 10 of the SI). 
As can be seen from Fig. 6, TFET performance degrades 
quite significantly and faster than that of Si MOSFETs when 
scaling L below 20 nm. The main reasons for the stronger 
degradation in the TFET cases are identified as follows. 1)  
More pronounced short channel effects, in particular a 
“source-to-drain” tunneling (SDT) effect. As L is reduced 
below 20 nm, an increasing part of the BTBT current is able to 
tunnel through the channel barrier to the drain in the off-state. 
In turn, this degrades the maximum achievable on-current. 2) 
A NW diameter of about 5.5 nm, which is optimal for 
controlling the TFET short channel effects at L = 20 nm, also 
yields optimally balanced InAs/GaSb material properties for 
the TFET application (Fig. 7 and SI Fig. 11). Due to quantum 
confinement, III-V EM, DOS, and bandgap (BG) increase. 
This is typically beneficial for improving subthreshold swing 
(SS) and reducing the ambipolar leakage current, but affects 
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the tunneling probability in the on-state, TON and reduces ION 
when further scaling down d, especially for the pTFET case as 
discussed below.  
Next, we focus on the design of n and p GAA NW TFETs 
for L = 12 and L = 20 nm with target values of off–current and 
supply voltage for LP applications (IOFF = 50 pA /m and VDD 
= 0.3V) to illustrate design trade-offs and implications. Fig. 8 
shows the impact of channel orientation for n- and pTFETs at 
both gate lengths for NW d of 5.5 nm. With confinement, 
bandstructure anisotropy is enhanced (SI Fig. 3 and 4) and 
channel orientation has a strong impact on device 
performance. Both for n and p type devices, the [100] channel 
orientation features the largest effective band gap and 
relatively large effective masses, which reduce SDT and lead 
to the steepest SS in most cases, but also reduces TON. As a 
consequence at L = 20 nm, the best performances for both n- 
and pTFETs are achieved for [111] orientation that features 
the smallest effective bandgap and a low GaSb hole effective 
mass. The [110] orientation features the smallest electron and 
hole effective masses. Consequently it presents improved 
performance (comparable to the [111] case) for the nTFET, 
but worst pTFET performance due to SDT degradation. At L = 
12 nm, where the impact of SDT is more prominent, the good 
subthreshold characteristics of the [100] direction tends to 
yield the best performance.  
Fig. 9 compares the impact of drain doping on ION for the 
[100] cases. Similar trends are observed for the other 
orientations. To limit SDT degradation, lower optimum drain 
doping (ND = 1-2 × 10
18
 cm
-3
, 2-3 × 10
18
 cm
-3
) is observed at L 
= 12 nm  compared to L = 20 nm (ND = 2-4 × 10
18
 cm
-3
, 7-8 × 
10
18
 cm
-3
) for n- and pTFET, respectively. Lower drain doping 
tends to lead to non-degeneracy at the drain side (SI Fig. 12a) 
which limits the tunneling window in the on-state (SI Fig. 
12c). When the channel barrier is lowered below the drain CB, 
further increasing VG does not increase the available tunneling 
windows and the current saturate (nFET case, pTFET is 
similar applying the usual symmetry). The current often 
decreases, leading to a negative differential resistance (NDR) 
region (SI Fig. 12b), as a more positive VG further depletes the 
source, increasing the tunneling distance and decreasing TON. 
The maximum tunneling windows to contribute to the current 
is the energy region between the source and drain Fermi levels 
and is equal to the applied drain to source potential VDS (in 
eV) which is typically equal to the supply voltage VDD in a 
digital circuit. If the drain band edge is not degenerated 
however the maximum tunneling window will be smaller. 
This results in an early onset of current saturation in the ID(VG) 
characteristics at low VD and degrades the output 
characteristics. At same ND, this effect is more detrimental for 
the pTFET due to the higher III-V VB DOS with regards to 
the conduction band (CB).  
The impact of the NW cross-section is shown in Fig. 7. 
For L = 20 nm, a diameter of 5.5 nm is optimal with regards to 
electrostatic control, confinement, and area for current flow 
both for n- and pTFETs. At L = 12 nm, the improved 
electrostatic control and increased EM of the d = 4.3 nm NW 
help suppressing SDT and work best for the nTFET. For the 
pTFET cases, despite the better SS, the higher DOS at the 
drain side combined with low optimum ND results in an earlier 
onset of ION saturation effects and degraded ION at VDD = 0.3V, 
compared to the d = 5.5 nm cases.  
To reduce the impact of SDT at L = 12 nm, we also assess 
the possibility of a different material choice (Fig. 10). 2 
different configurations using InGaAs are investigated for the 
nTFET case. The first (InGaAs-Ch) replaces the InAs channel 
and drain by InxGa1-xAs. A 4.2 nm long InAs pocket is kept at 
the source channel-junction to boost TON (SI Fig. 13). The 
second configuration (InGaAs-BL) keeps the InAs channel 
and drain but uses an InGaAs barrier layer at the drain side 
(Fig. 10b). Due to the larger InGaAs EM and BG, both 
configurations are effective to reduce SDT, but also suffer 
from TON and current degradation at larger VG. Owing to the 
effectiveness of the additional barrier to suppress SDT, we 
found that the InGaAs-BL case using an indium rich InGaAs 
(x ~ 90 %) gives the best trade-off and can boost performance 
for very low voltage applications (up to VG of about 0.25 V in 
Fig. 10a). Finally, Fig. 11, and Table I benchmark the 12 and 
20 nm TFET GAA designs vs. a GAA Si nMOSFET at IOFF = 
50 pA/m in terms of ION and energy delay, highlighting the 
superior LP performance of the 20 nm GAA III-V TFET 
design both for VDD = 0.3 and 0.5 V.  
 
DISCUSSION 
In this work, we report the capability to simulate in a 
quantum mechanical tight-binding atomistic fashion NW 
devices featuring several hundred to millions of atoms and 
diameter up to 18 nm. Such simulations go far beyond what is 
typically affordable with today’s supercomputers using a 
traditional real space TB Hamiltonian technique. We have 
employed an innovative TB mode space technique instead and 
demonstrate large speedup (up to 10,000×) while keeping 
good accuracy (error < 1%) compared to the RS NEGF 
method. Such technique and capability open new avenues to 
explore and understand the physics of nanoscale and 
mesoscopic devices dominated by quantum effects.  
In particular, we have applied our MS method to the 
technological relevant case of band-to-band tunneling in III-V 
nanowire MOSFETs and broken gap heterojunction TFETs. 
We demonstrate an accurate match of simulated BTBT 
currents to experimental measurements in a [111] InAs NW 
having a 12 nm diameter and a 300 nm long channel. We 
apply the predictivity of our TB MS simulations and report the 
first in-depth atomistic study of the scaling potential of III-V 
GAA nanowire heterojunction TFETs quantifying the benefits 
of this technology for low-power, low-voltage CMOS 
application. It is shown that both n- and pTFET performances 
are best above 20 nm gate length for a diameter of 5.5 nm 
which features the best trade-off between electrostatic control 
and confinement effects. Such a configuration could benefit 
from up to 50% gain in the [111] crystal orientation at VDD = 
0.3 V and IOFF =50 pA/m. In a low power ITRS 2.0 
horizontal GAA beyond 5 nm node design rule however, 
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where the gate length is restricted to 12 nm,
2
 a [100] 
orientation is best, but features 2.3 to 3× ION degradation and 
1.9 to 2.4× energy-delay product (ETP) degradation compared 
to the 20 nm GAA design. The 20 nm GAA TFET design 
features significant ION and ETP performance gain over a Si 
NW MOSFET of 58× and 56× respectively.   
 
METHODS 
Tight Binding Mode Space Model 
To switch from the original real space of size N to the 
reduced mode space of size n, a unitary transformation basis 
composed of the n chosen orthonormal basis eigenvectors { Ψi 
} in the N-dimensional basis needs to be constructed. In 
matrix notation, any approximate MS quantity, e.g. the 
Hamiltonian of the NW slab is expressed as: 
h = U
†
 H U, with U = ( Ψ1 , Ψ2 , …, Ψn  )  (1) 
U is the transformation matrix of size N×n, H is the real 
space Hamiltonian matrix of size N×N and h is the related n×n 
MS matrix. In the text we will use capital letters for RS 
quantities, while MS quantities will be represented by small 
letters. 
1) Initial Sampling:  
Assuming we have selected a number of representative 
eigenvectors, the real and imaginary part of the Bloch states 
are taken as n0 columns of a N × n0 real matrix U0 to create a 
real-valued orthogonal basis set
24
. In practice we will 
orthogonalize the overlap matrix U0
U = ccT of the sampled 
eigenvectors to eliminate any linear combination (i.e. 
eigenvectors with small eigenvalues i) and obtain our initial 
basis Ui of size ni < n0: 
Ui = U0c

   
2) Basis Optimization: 
Assuming a MS basis  of size n’ at the ith optimization 
step, we start with  = Ui for the 1
st
 optimization step. We 
calculate the additional basis vector as
24
: 
 =  
1
√𝐶𝑇𝐶
𝐶     
where C is an array of m optimized expansion coefficients. 
For the N×m trial basis matrix , following, 24 we choose to 
orthogonalize the columns of the N×2n’matrix: 
[(1 − 𝑇)𝐻0,(1 − 
𝑇)(𝑊 + 𝑊𝑇) ].         (4) 
where H0 is the tight-binding Hamiltonian of the isolated NW 
slab and W contains the coupling terms to the atomic orbitals 
of the next unit structure. Determining C is done by 
minimizing the following real variational functional:
 24
  
∆𝐹(𝐶) =
1
2𝑛𝑧
∑ ∑
𝐶𝑇𝐴(𝑞𝑖,𝑧𝑘)𝐶
𝐶𝑇𝐵(𝑞𝑖,𝑧𝑘)𝐶
(𝑧𝑘 − 𝜀𝑐)(𝐶
𝑇𝐶 − 1)2
2𝑛𝑧
𝑘=1
𝑛𝑞
𝑖=1
   (5) 
 
𝐴(𝑞, 𝑧) = 1𝑚×𝑚 + 
𝑇 𝐻(𝑞)[𝑧 − ℎ(𝑞)]−2𝑇𝐻(𝑞)       (6) 
𝐵(𝑞, 𝑧) = 𝑧1𝑚×𝑚 − 
𝑇 𝐻(𝑞)  
                  − 𝑇 𝐻(𝑞)[𝑧 − ℎ(𝑞)]−1𝑇𝐻(𝑞)        (7) 
 
where C = (EH + EL)/2 and =(EH – EL)/2 are the center and 
radius of the contour C in the complex z plane on which the 
2nz points 𝑧𝑘 = 𝜀𝐶 + 𝜌𝑒
𝑖𝜋
𝑛𝑧
(𝑘−
1
2
)
 are chosen. 
F measures the changes in the unphysical part of the band 
structure at nq chosen wave numbers qi brought about by the 
addition of 1 particular basis vector . 
 
Experimental InAs NW fabrication process: 
Unintentionally doped InAs NWs with diameters in the 
range of 7-15 nm were grown by MOCVD using the VLS 
technique. A hybrid fabrication flow combining growth, high-
k, and metal gate formation in a vertical flow and completion 
of device fabrication in a lateral flow was adopted to enable 
simple processing, while demonstrating the potential for InAs 
NW technology. SI Fig. 5 summarizes the process flow. After 
growth, a ZrO2 high-k with EOT ~ 0.84 nm was deposited by 
ALD, followed by sputtering of W gate metal. NWs were 
subsequently broken from the growth substrate and transferred 
to a SiO2/Si chip. The transfer process is random, with the 
smallest NWs rarely surviving. Devices processed are 
assumed to have the median diameter as identified by SEM. 
The median diameter depends on Au particle diameter and 
growth conditions and is 12 nm for the particular device 
characteristics shown on Fig. 5b. 
E-beam lithography was used to pattern the source/drain 
(S/D) electrodes. The W gate metal was removed in the S/D 
contact area by wet etch. This technique allows for self-
alignment of the S/D contact to the gate metal and gate-to-
S/D distances as small as a few nm. The high-k was removed 
by dry etch and Ni/Au S/D contacts lifted off. The gate metal 
pad is similarly patterned by EBL and liftoff.  
 
NEGF method and speed up consideration: 
In the NEGF method, the simulation time is typically 
dominated by the inversion operations required to calculate 
the Green’s functions G: 20-22 
𝐺(𝐸) = ( 𝐸𝐼 − 𝐻 −  )−1          (8) 
where E is the scalar energy and I the identity matrix, H the 
device Hamiltonian, and  the self-energy that include the 
interaction terms with the semi-infinite leads and the possible 
scattering interactions terms (e.g. with phonons) are matrices 
of rank Ntot, the total number of atoms in the device × the 
number of orbitals/atoms. The operation scales like Ntot
3
. 
Typically however, physical systems feature a limited 
interaction range and the system matrices are sparse. This 
sparcity is exploited in the recursive Green’s function (RGF) 
algorithm
38,39 
to considerably speed up the operation. In this 
case computing G scales as NB
3
.NX.  NB being the typical size 
of the sparse blocks while NX being the number of sparse 
block along the channel direction of the wire. 
Assuming a nearest neighbor TB and that the self-energy 
terms do not include any non-local components (e.g. ballistic 
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or local scattering only) (which is less favorable case for 
MS/RS due to a sparsity loss in MS as we shall see below), the 
Hamiltonian in RS is sparse down to a single atomic layer. 
After transforming the full device Hamiltonian to MS using 
for each slab the computed slab eigenvector transformation 
matrices, the Hamiltonian sparcity is only preserved down to 
the slab level, e.g. 4 atomic planes in a [100] diamond or 
zincblende crystal structure. Any further sparcity is lost during 
the transformation and the MS transformed H is typically a 
full dense matrix. The theoretical maximum speed up, smax, is 
therefore expressed as: 
smax = r
-3
 /sf
2
     r= ntot / Ntot             sl=Nx /nx        (9) 
where we defined  the reduction ratio r, that expressed the 
size reduction between the MS and RS model Hamiltonian 
and the sparcity loss factor sl, that expressed the possible loss 
of sparcity of the MS H models vs. the RS one. In our case sl 
= 4. 
 
Data availability: The data that support the findings of this 
study are available from TSMC but restrictions apply to the 
availability of these data, which were used under license for 
the current study, and so are not publicly available. Data are 
however available from the authors upon reasonable request 
and with permission of TSMC. 
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Fig. 1. (a) Atomistic view of a [111] GAA NW nTFET with a diameter of 5.5 nm and featuring several 100,000 atoms. (b) 
Simulation time per IV and (c) peak memory  per core (typical values) to simulate an InAs/GaSb NW TFET vs. NW diameter 
using a real space vs. mode space NEGF and a sp
3
s*SO (SO = spin-orbit coupling, 10 orbitals/atom) TB basis Hamiltonian on a 
400 cores cluster. RS NEGF values are measured for d =4 and 5.5 nm and extrapolated using a d
6 
(time)
 
and d
4 
(memory) law 
for larger diameter (see section results). 
 
 
 
 
Fig. 2: (a) MS to RS speed up factor vs. reduction ratio extracted from Fig. 1.b. Maximum theoretical speed up from eq. (9) 
and speed up achieved in our implementation. Using the MS models, reduction ratio ranging from 8% (at d = 4 nm) down to 
1% (at d = 18 nm) were observed and speed up factors s ranging from 40 to 10,000 were achieved, when compared to the 
initial TB models. (b) ID(VG) characteristics of a 15 nm long InAs-GaSb PNIN n-TFET computed from the original (RS) TB 
model and from optimized InAs and GaSb MS basis (speed up > 150×, error < 1%). The ID(VG) from a RS model neglecting 
SO (speed up 8×, error > 50%) is  also shown. The current is normalized by the NW perimeter. VD = 0.3V.  
 
 
 
(b) (c)(a)
(a) (b)
12 
 
 
Fig. 3. E-k dispersion of [100] InAs NW slabs computed from the original (Real Space) TB model (▼) and from MS bases (×) 
for different NW diameters d and TB bases. The initial (uncleaned) MS bases are used for (a) a d = 1.8 nm sp
3
s
*
 basis (5 
orbitals/atom), (b) a d = 1.8 nm sp
3
s
*
SO basis (10 orbitals/atom), (c) a d = 5.5 nm sp
3
s
*
SO basis and (c) a d = 18 nm sp
3
s
*
SO basis. 
The E-k points used to construct the initial MS bases (from the related eigenvectors) are indicated by black circles. The number 
of unphysical modes (UM) increases significantly as diameter and number of orbitals of the TB basis increase. 
 
 
 
 
Fig. 4. E-k dispersion of [100] InAs NW slabs computed from the original (Real Space) TB model (▼) and from MS bases (×) 
for different NW diameters d and TB bases. The optimized (cleaned) MS bases are used for (a) a d = 1.8 nm sp
3
s
*
 basis (5 
orbitals/atom) after 24 optimization steps, (b) a d = 1.8 nm sp
3
s
*
SO basis (10 orbitals/atom) after 60 optimization steps, (c) a d = 
5.5 nm sp
3
s
*
SO basis after 75 optimization steps and (d) a d = 18 nm sp
3
s
*
SO basis after 480 optimization steps.  
 
 
(b) (c)(a) (d)
(b)(a) (c) (d)
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Fig. 5: (a) ID(VG) characteristics of a [100] d = 5.5 nm InAs n-MOSFET computed from the original (RS) TB model and from an 
optimized InAs MS basis (speed up 150×). L = 15 nm. (b) ID(VG) characteristics of a [111] d =12 nm InAs nMOS transistor 
measured and simulated using a ballistic TBMS – NEGF model from an optimized sp3s*_SO InAs MS basis. VD = 0.5V. L = 300 
nm. (c) High-resolution TEM image along a NW with about 4 nm ZrO2 high-k and d = 12 nm. 
 
 
 
 
 
Fig. 6. Impact of gate length on ION (current /wire) of optimized InAs/GaSb GAA NW n- and pTFETs and Si GAA NW nMOSFETs. Gate 
oxide: 1.8 nm Al2O3 oxide. IOFF = 1 pA/ wire, VDD = 0.3 V for the TFETs and 0.45 V for the MOSFET. 
 
 
(b)(a)
(c)
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Fig. 7. Impact of diameter on ID(VG) characteristics of optimized InAs/GaSb GAA NW TFETs for (a) L = 20 nm [100] nTFETs, (b) L = 20 nm [100] 
pTFETs. VD =0.3V. The gate work function of the individual devices were adjusted to have IOFF = 1pA at 0V. 
Fig. 20. Impact of diameter on ID(VG) characteristics of optimized InAs/GaSb GAA NW TFETs for (a) L = 12 nm [100] and [111] nTFETs, and (b) L = 
12 nm [100] and [111] pTFETs. VD =0.3V. IOFF = 1pA. 
 
 
 
Fig. 8. Impact of channel orientation on ID(VG) characteristics of optimized InAs/GaSb GAA NW TFETs for (a) L = 20 nm nTFETs, (b) L = 20 nm 
pTFETs, (c) L = 12 nm nTFETs, (d) L = 12 nm pTFETs.   
 
 
 
Fig. 9. ION vs. drain doping for [100] InAs/GaSb L = 12 and L = 20 nm GAA NW TFETs.  VDD = 0.3 V. IOFF = 50 pA/m. 
 
(b) (c) (d)(a)
(b) (c) (d)(a)
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Fig. 10. (a) Impact of InGaAs channel or InGaAs barrier layer at drain side on ID(VG) characteristics of optimized LP III-V  L = 12 nm GAA NW n 
HTFETs. The reference case (InAs channel) is also shown. (b) Current spectrum J(x, E) in A/eV (surface plot) and band edges (solid lines) along 
the transport direction x for the L = 12 nm, InGaAs-BL PNIN TFET of Fig. 10a at VG = 50 mV. S and D Fermi level positions are also indicated 
(dashed lines). 
 
 
 
 
Fig. 11. (a) ID(VG) characteristics of optimized Si NW GAA nMOSFETs, and InAs/GaSb L = 12 and L = 20 nm GAA NW n- and pTFETs. VDD = 0.3 V. 
IOFF = 50 pA/m. (b) Switching Energy vs. delay (unloaded inverter cell with 3 NW/device) at VDD = 0.3 and 0.5 V, for optimized InAs/GaSb L = 
12 and L = 20 nm GAA NW n- and pTFETs and optimized Si NW GAA nMOSFETs at IOFF = 50 pA/m. 
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Table I.  Summary of predicted performance for LP L = 12 and L = 20 nm GAA InAs/GaSb NW TFETs and Si GAA nMOSFET.  
 
  
12 nm 
GAA III-V 
NW TFET 
20nm GAA 
III-V NW 
TFET 
GAA Si
NW 
nMOSFET
d (nm) 5.5 5.5 4.5
L (nm) 12 20 12
EOT (nm) 0.7 0.7 0.7
Orientation [100] [111] [100]
IOFF (pA/m) 50 50 50
ION [n/p] 
(A/m)
VDD = 0.3 V
58 / 49 176 / 114 3 / -
ION [n/p] 
(A/m)
VDD = 0.5 V
118 / 90 283 / 249 201 / -
ETP [n/p]
( eV∙ps)
VDD = 0.3 V
12.9 / 15.9 5.4 / 8.3 300 / -
ETP [n/p]
( eV∙ps)
VDD = 0.5 V
30 / 44 17.2 / 16.2 23.4 / -
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Supplementary information (SI): 
 
 
TB MS NEGF simulation of III-V Broken Gap NW TFETs: Details on the device structure and the use of doping pockets: 
 
Doping pockets were used to boost the performance of the TFETs.
35,36
 SI Fig. 8a and Fig. 1a show the schematic and atomistic 
details respectively of an optimized GaSb/InAs PNIN GAA NW n-TFET with d = 5.5 nm. A N
+
-pocket is inserted between the GaSb 
P
+
-source and the InAs intrinsic channel. SI Fig. 9 demonstrates the benefit of such a N
+
-pocket by comparing the ID(VG) and SS(VG) 
characteristics with (PNIN) and without (PIN) the pocket at IOFF = 50 pA/m. We used an optimal source doping NS = 5x10
19
 cm
-3
 for 
the n-TFET case.  
SI Fig. 8b and 8c show the schematic and atomistic details respectively of an optimized GaSb/InAs NNPIP GAA NW p-TFET with 
d = 5.5 nm. In addition to the 1
st
 P
+
-pocket, which is the equivalent to the N
+
-pocket in the nTFET case, a second N
+
-pocket was added 
in the source of the device. Fig. 10 compares optimized pTFET devices without (NIP) and with 1 (NPIP) or 2 doping pockets. For the 
pTFET, NS cannot be as high as for the nTFET. Due to the lower III-V conduction band (CB) DOS with regards to the valence band 
(VB), an optimal source doping of about 10
19
 cm
-3
 has to be used to avoid a strong source degeneracy that is detrimental to SS. 
Decreasing NS does however negatively affect the tunneling probability in the on-state, TON. A better trade-off, with performance closed 
to that of the PNIN nTFET case, can be obtained by further reducing NS to 5×10
18
 cm
-3
 but adding a second highly doped pocket at the 
source/channel interface to boost TON similarly to what was observed in a planar device.
36
 In an optimized GAA NW device however, 
owing to the better electrostatic control and the stronger confinement that strongly increases the CB DOS, good performance can 
already been achieved with only one pocket and SS below 60mV/dec can be obtained without any pocket (SI Fig. 10b), which was not 
the case for 10 nm thick DG TFETs.
36
 
 
 
 
 
Fig. 1. E-k dispersion of [100] GaSb NW slabs computed from the original (Real Space) TB model (▼) and from MS bases (×) 
for different NW diameters d. The initial (uncleaned) MS bases are used for (a) d = 5.5 nm, (b) d = 10 nm, and (c) d = 14 nm. 
The E-k points used to construct the initial MS bases (from the related eigenvectors) are indicated by black circles. sp
3
s
*
SO 
basis. 
 
(b) (c)(a)
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Fig. 2. E-k dispersion of [100] GaSb NW slabs computed from the original (Real Space) TB model (▼) and from MS bases (×) 
for different NW diameters d. The optimized (cleaned) MS bases are used for (a) a d = 10 nm after 290 optimization steps, and 
(b) a d = 14 nm after 370 optimization steps. sp
3
s
*
SO basis. 
 
 
Fig. 3. E-k dispersion of d = 5.5 nm InAs NW slabs computed from the original (Real Space) TB model (▼) and from MS bases 
(×) for different channel orientations. Optimized (cleaned) MS bases are used for (a) [100], (b) [110], and (c) [111] channel 
orientation. sp
3
s
*
SO basis. 
 
Fig. 4. E-k dispersion of d = 5.5 nm GaSb NW slabs computed from the original (Real Space) TB model (▼) and from MS bases 
(×) for different channel orientations. Optimized (cleaned) MS bases are used for (a) [100], (b) [110], and (c) [111] channel 
orientation. sp
3
s
*
SO basis.  
(a) (b)
(b) (c)(a)
(b)(a) (c)
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Fig. 5. Zoom on the VB E-k dispersion of [100] d = 4.2 nm sp
3
s
*
SO basis (10 orbitals/atom) GaSb NW slab computed from the 
original (Real Space) TB model (▼) and from optimized MS bases (×).The E-k points used to construct the initial MS bases 
(from the related eigenvectors) are indicated by black circles. (a) Only a half of the Brillouin zone (interval 0 – ) is sampled to 
construct the initial MS basis and a loss of accuracy is observed in the dispersion relation of the optimized MS basis in the other 
half of the BZ as indicated by the arrow. (b)The full BZ is sampled to construct the MS basis and good accuracy over the full 
BZ is observed in the optimized MS dispersion relation. 
 
 
 
Fig. 6. Zoom on the VB E-k dispersion of [100] d = 4.2 nm sp
3
s
*
SO bases (10 orbitals/atom) GaSb NW slab computed from the 
original (Real Space) TB model (▼) and from optimized MS bases (×). The position of the qi optimization points used to clean 
the 2 MS bases are indicated by magenta circles (The energy position is arbitrarily chosen). For both bases we have used an 
initial sampling on the full BZ. (a) Only a half of the Brillouin zone (interval 0 – ) is optimized and some UM remain in the 
dispersion relation of the optimized MS basis in the other half of the BZ. (b) The full BZ is optimized and the MS basis is 
cleaned from UM in the chosen energy windows over the full BZ. 
 
(b)(a)
(b)(a)
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Fig. 7. (a) SEM image of as- grown InAs NWs, (b) schematic of completed device structure in lateral flow, and (c) gate all 
around (GAA) process steps. (d) High-resolution TEM image along a NW with about 4 nm ZrO2 high-k and d = 12 nm.  
 
 
 
 
 
 
Fig. 8:  Typical optimized structures of simulated GaSb / InAs NW GAA TFETs. (a) Schematic view of a PNIN nTFET. (b) 
Schematic view of a NNPIP pTFET. (C) Atomistic view of a [111] pTFET with d = 5.5 nm and featuring several 100,000 atoms. 
For the atoms, we used a TB sp
3
s
*
 basis including SO coupling. 
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Fig. 9. ID(VG) characteristics of d = 5.5nm [100] 15 nm long InAs-GaSb GAA nTFET with (PNIN) and without (PIN) a doping 
pocket. The ID(VG) for a L =15nm [100] Si GAA nMOSFET is also shown. VD = 0.3V. 
 
 
 
 
 
Fig. 10 (a) ID(VG) and (b) SS(VG) characteristics of d = 5.5nm [100] 15 nm long InAs-GaSb GAA pTFET with 1 (NPIP), 2 
(NNPIP) and without (NIP) doping pockets. VD = 0.3V. 
 
 
(b)(a)
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Fig. 11. ID(VG) characteristics of InAs-GaSb GAA PNIN nTFET for d = 5.5, 8 and 10.5 nm. L = 30 nm, ND =4 × 10
18
 cm
-3
. VD = 
0.3V. 
 
 
Fig. 12. (a) Band edges along the transport direction x in subthreshold regime, and (b) ID(VG)  characteristics for a d = 5.5 nm InAs/GaSb 
PNIN TFET for ND = 1 × 10
18 cm-3  (dashed red lines, non - degenerated drain) and for ND = 5 × 10
18 cm-3  (plain red lines, degenerated 
drain). On-current saturation and NDR region are observed for the non-degenerated case for VG larger than 0.35V. (c) Current spectrum 
J(E, x) in A/eV (surface plot) and band edges (-) along the transport direction x for the ND = 110
18 cm-3 PNIN TFET at VG = 0.45 V (in the 
saturation region). Increasing VG above 0.35 V did not result in an increase of the available energy windows for tunneling as the current 
path is limited by the non-degenerated drain CB edge. S and D Fermi level positions are also indicated (dashed lines) in (a) and (c). L = 15 
nm. VD = 0.35 V. IOFF =10nA/m. 
 
 
 
 
Fig. 13. Atomistic structure of the simulated InGaAs channel L = 12 nm GAA NW n HTFET.  
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